Comparator hysteresis compensation for decision feedback equalisers by Mattia, O. E. et al.
Comparator hysteresis compensation
for decision feedback equalisers
O.E. Mattia✉, D. Guermandi, G. Torfs and P. WambacqELECTHigh-speed comparators are extensively used in serial link receiver
designs. Some comparator architectures can show signiﬁcant hysteresis
that degrade the sensitivity of the receiver, increasing the bit error rate. In
this Letter, a comparator hysteresis compensation strategy that re-uses
the ﬁrst tap of a decision feedback equaliser to shift the comparator
input voltage, increasing the decision margin is proposed. An updated
equaliser coefﬁcient adaptation scheme is also introduced. The proposed
technique can be used for binary and multi-level modulations.Introduction: As serial link data rates are pushed into several tens of
Gbit/s, complex equalisation schemes become necessary at the receiver
side. A common equaliser is the decision feedback equaliser (DFE),
shown conceptually in Fig. 1a and schematically in Fig. 1b. The basic
idea of a DFE is that the comparator makes a decision that represents
an estimate of the data. The coefﬁcients on the feedback path form a
ﬁnite impulse response ﬁlter that emulates the channel impulse response
(CIR) at ITAPS, which is subtracted from the actual channel output IMAIN,
cancelling the inter-symbol interference (ISI). If the CIR estimate is
correct then VCOMP has no ISI.
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Fig. 1 Traditional binary decision feedback equaliser
a concept and channel impulse response
b DFE schematics
The comparator’s propagation delay limits the maximum speed at
which the DFE loop can be closed [1]. Comparator hysteresis cancella-
tion schemes usually need a reset phase to erase the previous bit
decision, decreasing the available time for sensing and comparing.
This Letter instead proposes the use of the DFE ﬁrst tap coefﬁcient to
compensate for this hysteresis, as next.
Hysteresis compensation: The basic concept is illustrated in Fig. 2, and
consists in shifting the current analogue input signal based on the pre-
vious bit decision, maintaining the same ‘decision margin’.
In Fig. 2a, the decision margin presented to the ideal comparator is
equal to |VIN|. In Fig. 2 b, this margin has been degraded by the hyster-
esis, and has now become | + VIN − VLH| and | − VIN + VHL|, being
VHL and VLH the high-to-low and low-to-high thresholds, respectively.
In Fig. 2c, the hysteresis is compensated by the ﬁrst DFE tap, shifting
the input levels by VHYST = (VLH + VHL)/2 based on the previous bit
decision to increase the next bit decision margin, as given by
VCOMP[k] = RL(IMAIN[k]− DATA0[k − 1]ITAP1), where k represents
data samples spaced by CLKRX . This results in a higher decision
margin for VCOMP equal to | + VIN + VHYST − VLH| and
| − VIN − VHYST + VHL| for the cases where the incoming data sequence
is 01 and 10, respectively. A higher decision margin has a further advan-
tage of decreasing the comparator delay time.RONICS LETTERS 13th December 2018 Vol.CLKRX
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Fig. 2 Hysteresis compensation by shifting the input voltage to maintain the
same decision margin
a No hysteresis
b With hysteresis
c First tap compensated
Coefﬁcient adaptation: In practice, the DFE taps must be continuously
adapted to changes in the environment that result in variations of the
CIR. A common way to implement such adaptation consists of an auxili-
ary comparator CAUX with threshold voltage VIN, that monitors the input
eye diagram and correlates its output with the data using a Sign-Sign LMS
algorithm [2], as shown in Fig. 3a. Suppose the DFE is adapting to a CIR
that contains only one tap of post-cursor ISI k1. According to the pre-
viously described hysteresis compensation scheme, the correct value for
the tap coefﬁcient should be overestimated to h1 = k1+ VHYST.
However, since the threshold ofCAUX is set to VIN, the DFE will converge
to the tap value that minimises the error around VIN, resulting in the wrong
value of h1 = k1 and the equalised eye diagram of Fig. 3b.
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Fig. 3 DFE adaptation for hysteresis compensation
a Traditional auxiliary comparator with ﬁxed threshold
b Resulting eye-diagram
c Proposed auxiliary comparator with variable threshold
d Resulting eye-diagram with hysteresis compensation
Instead, we propose the use of a novel adaptive threshold auxiliary
comparator, as shown in Fig. 3c. The main comparator C0 output is
used to shift the adaptive comparator’s threshold to that of
VIN+ VHL/VLH, resulting in the equalised eye diagram of Fig. 3d and
thus compensating for the hysteresis of comparator C0, as described pre-
viously at Fig. 2c. This scheme assumes that the auxiliary comparator
CAUX does not have hysteresis. Since the adaptation engine can
operate at a fraction of the speed of the data path, the addition of a
reset phase is less impactful here.
Simulation results: The proposed hysteresis compensation and tap
adaptation scheme was implemented in a behavioural model using
Matlab, both for NRZ and PAM4 signal modulations. A 5-tap CIR
was assumed, to be compensated by a 5-tap DFE. Shown in Fig. 4a is54 No. 25 pp. 1421–1422
the actual and estimated CIR, while Fig. 4b shows the coefﬁcient evol-
ution over time for the NRZ case. The PAM4 case produces similar
results. Note that the ﬁrst tap is adapted to a higher value than the
CIR to compensate for a normalised hysteresis of 0.15.
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Fig. 4 DFE adaptation results
a real and estimated CIR
b coefﬁcient evolution over time
Fig. 5 shows the comparator input voltage during DFE adaptation, for
the (a) NRZ and (b) PAM4 cases. Note how initially there is no visible
eye margin, while after about 500 samples the input of the comparator
converges to the two eye levels described in Fig. 2. In the PAM4 case
each DFE tap produces two adittional levels due to the previous data
extra possibilities, meaning the hysteresis is fully for half of the data
bits, and only partially compensated for in the other half.
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Fig. 5 Comparator input during DFE adaptation, with hysteresis
compensation
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Fig. 6 Variability results for 100 Monte Carlo runs
a comparators’ threshold voltage
b hysteresisELECTRONICS LETTERS 13th DExperimental results: A hardware implementation of the proposed tech-
nique has been demonstrated in a 18/36 Gbit/s QPSK/16-QAM 5-tap
DFE fabricated in 28 nm CMOS for mmWave wireless communication.
After down-conversion on a homodyne RX, the signal is presented as
two I/Q components each containing a NRZ/4-PAM signal [3]. In this
design each comparator had a hysteresis of about 10% of the
maximum eye level, due to kickback of the CML slave latch and there-
fore independent of frequency. Shown in Fig. 6 is 100 Monte Carlo
simulation runs for both average global effects and local mismatch.
Note that even though the offset has a standard deviation of 10 mV
the hysteresis is practically insensitive to fabrication variations.
An on-chip PRBS9 generator and checker was used to measure the
BER bathtub curves. Shown in Fig. 7 are the experimental results for
QPSK and 16QAM signals at the maximum 9 GHz clock frequency.
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Fig. 7Measurement results for 18 Gbps GPSK and 36 Gbps 16 QAM DFE in
28 nm CMOS
After the comparators’ offset has been manually tuned the ﬁrst tap of
the DFE was used to compensate for the expected 10 mV hysteresis. The
horizontal eye opening is increased for both cases, demonstrating the
effectiveness of the technique using the ﬁrst DFE tap. Only offset com-
pensation was not enough to receive error-free LSBs on the 16QAM
mode due to limited bandwidth of the PRBS generator at the
maximum speed. The same measurement was repeated with the same
ﬁrst tap setting but at lower clock speeds of 4 and 1 GHz, to avoid
this bandwidth limitation, and including different channel CIRs [3].
Conclusion: This work presented a novel comparator hysteresis com-
pensation scheme for DFE-based serial-link receivers, that allows for
a higher receiver sensitivity and lower BER. A novel DFE coefﬁcient
adaptation scheme is also introduced to account for the comparator hys-
teresis. It is demonstrated for NRZ and PAM4 modulations by using a
behavioural model and a hardware implementation in 28 nm CMOS.
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